



MS-7524 VER:0A

CPU:

Core2 Duo, Wolfdale, Kentsfield and Yorkfield processors in LGA775 Package.

System Chipset:

North Bridge - Intel Eagle Lake P45/G45
North Bridge - Intel ICH10

On Board Chipset:

Clock Gen - SLG8XP548
LPC Super I/O - Fintek F71882F
LAN - Intel82567
Audio Codec - ALC888
1394 Controller - JMB381
SATA Controller - JMB363

Main Memory:

DDR 2*4(Max4GB)

Expansion Slots:

PCI EXPRESS X16 SLOT *1
PCI EXPRESS X1 SLOT *1
PCI SLOT * 2

PWM:


Intersil ISL6333 (3 Phases)

Title	Page
Cover Sheet	1
Block Diagram	2
LGA775	3,4,5
Eaglelake - FSB, PCIE, DMI, VGA, MSIC	6, 8, 9
Eaglelake - Memory DDR2	7
Eaglelake - Power / GND	10, 11
ICH10 - PCI, USB, DMI, PCIE	12
ICH10 - Host, DMI, SATA, SPI, RTC, MSIC	13, 14
ICH10 - Power, GND	15
DDR2 Channel-A / Channel-B	16, 17
Clock Gen. - IDTCV184	18
SIO - F71882F, PS2	19, 20
SATA / FAN Control	21
LAN - Intel82567	22
Codec RTL888	23
PCIE x16 & x1	24
PCI Slot 1 & 2	25
JMB381	26
Marvell	27
USB Connectors	28
VGA & HDMI	29
System Power / ACPI	30
DDR2 / NB Core Power	31
ISL6333 3-Phases	32
ATX Connector / F_Panel	33
Manual & Option Parts	34
Power Delivery	35
Reset & Power OK Map	36
GPIO Setting / PCI Routing	37
Revise History	38
Intel Power Consumption	39


Block Diagram

Board Stack-up


(1080 Prepreg Considerations)




Single End 50ohm Top/Bottom : 4mils
 USB2.0 - 90ohm : 15/4.5/7.5/4.5/15
 SATA - 95ohm : 15/4/8/4/15
 LAN - 100ohm : 15/4/8/4/15
 PCIe - 95ohm : 15/4/8/4/15
 IEEE1394 - 110ohm : 15/4/9/4/15
 IDE : 15/4/8/4/15





CPU SIGNAL BLOCK



PULL HIGHT PULL DOWN










Really need or just reserve the invert?

FIN	H	L	Description
HTYPE	DDR2	DDR3	MEMORY TYPE
EXP_SLR	Normal	Reverse	PCI_E Lane Reversal
EXP_EN	Concurrent	Non-concurrent	PCI_E/SVDO co-existence
MCH_TCEM	Enable	Disable	TLS confidentiality

*GTLREF VOLTAGE SHOULD BE
0.67*VTT=0.8V (At VTT=1.2V)



R225, R226 is from changingof the demo board





100MHz Clock Group (DPL_REFSSCLKINP/ DPL_REFSSCLKINN)


The CK505's 100MHz SRC clock group consists of DPL_REFSSCLKINP and DPL_REFSSCLKINN. The 100MHz clock group is used by DisplayPort for SSC solution. For platforms that will not use integrated graphics or DisplayPort, the DPL_REFSSCLKINN/DPL_REFSSCLKINP outputs should be configured as 100 MHz SRC outputs or disabled during CK505 initialization. The DPL_REFSSCLKINN/DPL_REFSSCLKINP inputs to the MCH should be terminated by routing DPL_REFSSCLKINP to 1.1V through a 10kΩ resistor and routing DPL_REFSSCLKINN directly to GND.

Please refer to SRC routing guidelines for routing DPL_REFSSCLKINN and DPL_REFSSCLKINP.

Non-Graphic sku




R290 is changed from Intel's review



NB POWER

The schematic diagram illustrates the power supply network for the NB (North Bridge) section. It shows the following components and connections:

- V_1P1_CORE:** The primary power source for the 1P1 CORE, connected to various power planes via diodes (CP10, CP9, CP7, CP13) and capacitors (C228, C229, C224, C227, C223, C226, C254, C248).
- VCCA_GPLL:** Connected to V_1P1_CORE via diode CP12 and capacitors C259 and C256.
- VCCA_MPLL:** Connected to V_1P1_CORE via diode CP9 and capacitor C219.
- VCCA_DPLL:** Connected to V_1P1_CORE via diode CP8 and capacitors C224 and C227.
- VCCA_HPLL:** Connected to V_1P1_CORE via diode CP7 and capacitors C223 and C220.
- VCCA_DPLL_B:** Connected to V_1P1_CORE via diode CP11 and capacitors C243 and C236.
- VCCA_EXP:** Connected to VCCA_DPLL_B via a diode and capacitors C254 and C248.
- VCC3:** A secondary power source connected to the VCCA_EXP rail via a diode and capacitors C254 and C248.
- Capacitors:** Various capacitors (C228, C229, C224, C227, C223, C226, C254, C248) are used for decoupling and filtering.
- Diodes:** Diodes (CP10, CP9, CP7, CP12, CP13, CP11) are used for protection and to ensure proper power flow.

[illegible]

Separate v
supported

V_1P1_CORE		EAGLE FILE FOR	
SB, 01	AM14	VCC_01	AM14
SB, 02	AM15	VCC_02	AM15
SB, 03	AM16	VCC_03	AM16
SB, 04	AM17	VCC_04	AM17
SB, 05	AM18	VCC_05	AM18
SB, 06	AM19	VCC_06	AM19
SB, 07	AM20	VCC_07	AM20
SB, 08	AM21	VCC_08	AM21
SB, 09	AM22	VCC_09	AM22
SB, 10	AM23	VCC_10	AM23
SB, 11	AM24	VCC_11	AM24
SB, 12	AM25	VCC_12	AM25
SB, 13	AM26	VCC_13	AM26
SB, 14	AM27	VCC_14	AM27
SB, 15	AM28	VCC_15	AM28
SB, 16	AM29	VCC_16	AM29
SB, 17	AM30	VCC_17	AM30
SB, 18	AM31	VCC_18	AM31
SB, 19	AM32	VCC_19	AM32
SB, 20	AM33	VCC_20	AM33
SB, 21	AM34	VCC_21	AM34
SB, 22	AM35	VCC_22	AM35
SB, 23	AM36	VCC_23	AM36
SB, 24	AM37	VCC_24	AM37
SB, 25	AM38	VCC_25	AM38
SB, 26	AM39	VCC_26	AM39
SB, 27	AM40	VCC_27	AM40
SB, 28	AM41	VCC_28	AM41
SB, 29	AM42	VCC_29	AM42
SB, 30	AM43	VCC_30	AM43
SB, 31	AM44	VCC_31	AM44
SB, 32	AM45	VCC_32	AM45
SB, 33	AM46	VCC_33	AM46
SB, 34	AM47	VCC_34	AM47
SB, 35	AM48	VCC_35	AM48
SB, 36	AM49	VCC_36	AM49
SB, 37	AM50	VCC_37	AM50
SB, 38	AM51	VCC_38	AM51
SB, 39	AM52	VCC_39	AM52
SB, 40	AM53	VCC_40	AM53
SB, 41	AM54	VCC_41	AM54
SB, 42	AM55	VCC_42	AM55
SB, 43	AM56	VCC_43	AM56
SB, 44	AM57	VCC_44	AM57
SB, 45	AM58	VCC_45	AM58
SB, 46	AM59	VCC_46	AM59
SB, 47	AM60	VCC_47	AM60
SB, 48	AM61	VCC_48	AM61
SB, 49	AM62	VCC_49	AM62
SB, 50	AM63	VCC_50	AM63
SB, 51	AM64	VCC_51	AM64
SB, 52	AM65	VCC_52	AM65
SB, 53	AM66	VCC_53	AM66
SB, 54	AM67	VCC_54	AM67
SB, 55	AM68	VCC_55	AM68
SB, 56	AM69	VCC_56	AM69
SB, 57	AM70	VCC_57	AM70
SB, 58	AM71	VCC_58	AM71
SB, 59	AM72	VCC_59	AM72
SB, 60	AM73	VCC_60	AM73
SB, 61	AM74	VCC_61	AM74
SB, 62	AM75	VCC_62	AM75
SB, 63	AM76	VCC_63	AM76
SB, 64	AM77	VCC_64	AM77
SB, 65	AM78	VCC_65	AM78
SB, 66	AM79	VCC_66	AM79
SB, 67	AM80	VCC_67	AM80
SB, 68	AM81	VCC_68	AM81
SB, 69	AM82	VCC_69	AM82
SB, 70	AM83	VCC_70	AM83
SB, 71	AM84	VCC_71	AM84
SB, 72	AM85	VCC_72	AM85
SB, 73	AM86	VCC_73	AM86
SB, 74	AM87	VCC_74	AM87
SB, 75	AM88	VCC_75	AM88
SB, 76	AM89	VCC_76	AM89
SB, 77	AM90	VCC_77	AM90
SB, 78	AM91	VCC_78	AM91
SB, 79	AM92	VCC_79	AM92
SB, 80	AM93	VCC_80	AM93
SB, 81	AM94	VCC_81	AM94
SB, 82	AM95	VCC_82	AM95
SB, 83	AM96	VCC_83	AM96
SB, 84	AM97	VCC_84	AM97
SB, 85	AM98	VCC_85	AM98
SB, 86	AM99	VCC_86	AM99
SB, 87	AM100	VCC_87	AM100
SB, 88	AM101	VCC_88	AM101
SB, 89	AM102	VCC_89	AM102
SB, 90	AM103	VCC_90	AM103
SB, 91	AM104	VCC_91	AM104
SB, 92	AM105	VCC_92	AM105
SB, 93	AM106	VCC_93	AM106
SB, 94	AM107	VCC_94	AM107
SB, 95	AM108	VCC_95	AM108
SB, 96	AM109	VCC_96	AM109
SB, 97	AM110	VCC_97	AM110

VCC_98, VCC_99, VCC_100, VCC_101, VCC_102, VCC_103, VCC_104

AC4, AF3, B4, L3, P3, V4

V1_P1_CORE

VCC_EXP_1, VCC_EXP_2, VCC_EXP_3, VCC_EXP_4, VCC_EXP_5, VCC_EXP_6, VCC_EXP_7, VCC_EXP_8, VCC_EXP_9, VCC_EXP_10, VCC_EXP_11, VCC_EXP_12, VCC_EXP_13, VCC_EXP_14, VCC_EXP_15, VCC_EXP_16, VCC_EXP_17, VCC_EXP_18, VCC_EXP_19, VCC_EXP_20, VCC_EXP_21, VCC_EXP_22, VCC_EXP_23, VCC_EXP_24, VCC_EXP_25, VCC_EXP_26, VCC_EXP_27, VCC_EXP_28, VCC_EXP_29, VCC_EXP_30, VCC_EXP_31, VCC_EXP_32, VCC_EXP_33, VCC_EXP_34, VCC_EXP_35, VCC_EXP_36, VCC_EXP_37, VCC_EXP_38

AJ1, AJ2, AK2, AK3, AK4, AK13, AK10, AK11, AK12, AK9, AK6, AK7, AK6, AJ14, AJ13, AJ12, AJ11, AJ10, AJ8, AJ8, AJ7, AJ8, AG15, AE15, AF14, AE15, AE14, AD15, AD14, AC15, C15, AA15, AA14, V15, Y14, W15, W15, U15, U14


V1_P1_CORE

VCC_DDR

VCC_SM_01, VCC_SM_02, VCC_SM_03, VCC_SM_04, VCC_SM_05, VCC_SM_06, VCC_SM_07, VCC_SM_08, VCC_SM_09, VCC_SM_10, VCC_SM_11, VCC_SM_12, VCC_SM_13, VCC_SM_14, VCC_SM_15


AP44, AT45, AV44, AT40, BA41, BE33, BD21, BD25, BD29, BD34, BD38, BE23, BE27, BE31, BE36

SB STRAPPING RESISTOR





BOOT SELECT STRAPS		
BOOT DEVICE	GNT#0	SPI_CS1#
FWH	1	1
SPI	0	1
PCI	1	0



PGNT#3[0:0] Internal Pull-up











SIGNAL	H	L	DES .
GNT3	DIS	EN	A16 OVERRIDE
GNT2	N/A	SET BIT	PCI PORT CONFIG 2 BIT 0 (5-6)

HDA_BOOT/HDA_SYNC strap PCI_E port configuration bit[1:0]. Internal weak pull down.
00:1X/1X/1X/1X 11:0X/0X/4X











RPC—Root Port Configuration Register

Offset Address:	0224-0227h	Attribute:	R/W, RO
Default Value:	0000000yh (y = 00xxb)	Size:	32-bit

	<p>Port Configuration (PC) — RO. This controls how the PCI bridges are organized in various modes of operation for Ports 1-4. For the following mappings, if a port is not shown, it is considered a x1 port with no connection.</p> <p>Consumer Only: These bits represent the strap values of HDA_SDCOUT (bit 1) and HDA_SYNC (bit 0) when TP[3] is not pulled low at the rising edge of PWROK.</p>
1:0	<p>Corporate Only: These bits are set by the PCIEPCSI[1:0] soft strap.</p> <p>11 = 1 x4, Port 1 (x4) 10 = Reserved 01 = Reserved 00 = 4 x1s, Port 1 (x1), Port 2 (x1), Port 3 (x1) and Port 4 (x1)</p> <p>These bits live in the resume well and are only reset by RSMRST#.</p>




RTC Block




SPI FLASH ROM








Place close to SB.




5VREF & 5VREF_SUS Sequencing Circuit




VSREF must be powered up before VCC3 or after VCC3 within 0.7V.
Also, VSREF must power down after VCC3 or before VCC3 within 0.7V.
This rule is also applies to VSREF_SUS and 3VSB.
However, the 3VSB is derived from the 5VSB on the power supply
thru a voltage regulator and therefore, they can satisfy the requirement.


SB POWER

Power Plane	Maximum Power Consumption			
Symbol	S0	S3	S4/S5	G3
VccLAN1_05 ^{2, 5}	Powered by Vcc1_05 in S0	Powered by VccLAN3_3 in S3	Powered by VccLAN3_3 in S4/S5	N/A
VccCL3_3	19 mA	73 mA	73 mA	N/A
VccCL1_5 ²	Powered by Vcc1_5_A in S0	Powered by VccCL3_3 in S3	Powered by VccCL3_3 in S4/S5	N/A
VccCL1_12	Powered by Vcc1_1 in S0	Powered by VccCL3_3 in S3	Powered by VccCL3_3 in S4/S5	N/A
Vcc1_5_A	1.644 A	N/A	N/A	N/A
Vcc1_5_B	646 mA	N/A	N/A	N/A
VccSus1_52	Powered by Vcc1_5_A in S0	Powered by VccSus3_3 in S3	Powered by VccSus3_3 in S4/S5	N/A
Vcc1_1	1.634 A	N/A	N/A	N/A
VccSus1_12	Powered by Vcc1_1 in S0	Powered by VccSus3_3 in S3	Powered by VccSus3_3 in S4/S5	N/A
VccRTC ^{3, 4}	N/A	N/A	N/A	6 µA
VccDMI ⁷	50 mA	N/A	N/A	N/A
V_CPU_IO	2 mA	N/A	N/A	N/A
VccGLANPLL	23 mA	N/A	N/A	N/A
VccUSBPLL	11 mA	N/A	N/A	N/A
VccDMIPLL ⁷	23 mA	N/A	N/A	N/A
VccSATAPLL	47 mA	N/A	N/A	N/A






DDR2 Channel 1




ADDRESS: 000
0xA0

SMBCLK_DDR R103 33R/2
SMBDATA_DDR R102 33R/2


DDR2 Channel 2





ADDRESS: 001
0xA2



DDRII DIMM_B2



Symbol	Description	Conditions	Min	Typ	Max	Unit
Idd_3.3V	Operating Supply Current, default configuration				250	mA
Idd_IO_3.3V	Differential I/O current, all output enabled		25		80	mA



F S	F S	F S	CPU (MHz)	SRC (MHz)	PCI (MHz)	REF (MHz)	DOT ₉₆ (MHz)	USB (MHz)
C B	C B	C B						
0	0	0	266.6	100.0	33.3	14.318	96.0	48.0
0	0	1	133.3	100.0	33.3	14.318	96.0	48.0
0	1	0	200.0	100.0	33.3	14.318	96.0	48.0
0	1	1	166.6	100.0	33.3	14.318	96.0	48.0
1	0	0	333.3	100.0	33.3	14.318	96.0	48.0
1	0	1	100.0	100.0	33.3	14.318	96.0	48.0
1	1	0	400.0	100.0	33.3	14.318	96.0	48.0
1	1	1	Reserved					



CFGP, TME (pin5, pin4)	CFG1, CFG0 Byte11 bit[7:6]
Low, 0	0, 0
Low, 1	0, 0
Mid, 0	0, 1
Mid, 1	0, 1
High, 0	1, 0
High, 1	1, 1

CFG Configuration Table 2


CFG[1:0]	CPU	SATA (pin21, 22)	PCI	Pin17/18	SRC	48/96
00	PLL1 ⁽¹⁾	PLL4 SRC ⁽²⁾	SR4 (from SRC4 PLL1 ⁽¹⁾)	CFB table (default SRC)	PLL4 ⁽³⁾	PLL2 ⁽⁴⁾
01	PLL1 ⁽¹⁾	PLL3 ⁽¹⁾	PLL3 ⁽³⁾	CFB table (default SRC)	PLL4 ⁽³⁾	PLL2 ⁽⁴⁾
10	PLL1 ⁽²⁾	PLL3 ⁽³⁾	PLL3 ⁽³⁾	CFB table (default SRC)	PLL4 ⁽³⁾	PLL2 ⁽⁴⁾
11	PLL1 ⁽²⁾	PLL2 (CV184-9) ⁽³⁾ PLL4 (CV184-23) ⁽³⁾	PLL4 ⁽³⁾	Pin17 = 25MHz, Pin18 = 100A, PLL3 ⁽³⁾	PLL4 ⁽³⁾	PLL2 ⁽⁴⁾

Note:


1. SSC 0.5% down spread
2. SSC 0.5% center spread
3. No SSC




Pin #	Name	Type	Description
6	PCMSRCS_EN	IO	33.33MHz, Pin 37, 38 mode selection. Power on latch, HIGH = SRC5, LOW = CPU and PCI Stop#.
7	PCIFS4TP_EN	IO	33.33MHz, Pin 46, 47 mode selection. Power on latch, HIGH = CPU /ITP, LOW = SRC8.




AMT POWER


**CFB TABLE (PIN 17-18)**

CFB[3:2,1,0]	Pin17, 18	Comments
0000	SRC (PLL4)	SATA/PCI from PLL3 or PLL4 (see CFG table)
0001	SRC (PLL4)	default, SATA/PCI from PLL3 or PLL4 (see CFG table)
0010	100MHz 0.5% SSC (PLL3)	From PLL3, SATA/PCI from PLL4
0011	100MHz 1.0% SSC (PLL3)	From PLL3, SATA/PCI from PLL4
0100	100MHz 1.5% SSC (PLL3)	From PLL3, SATA/PCI from PLL4
0101	100MHz 2.0% SSC (PLL3)	From PLL3, SATA/PCI from PLL4
110	100MHz 2.5% SSC (PLL3)	From PLL3, SATA/PCI from PLL4
0111	Reserved	From PLL3, SATA/PCI from PLL4
1000	1394A 3.3V, SSC off Byte4 bit0 lose control	From PLL3, SATA/PCI from PLL4
1001	1394A&B 3.3V, SSC off Byte4 bit0 lose control	From PLL3, pin17 = 1394A, pin18 = 1394B, SATA/PCI from PLL4
1010	1394B 3.3V, SSC off Byte4 bit0 lose control	From PLL3, SATA/PCI from PLL4
1011	27MHz 3.3V, Byte4 bit0 control the SSC enable, Byte1 bit5 control the down/canter	From PLL3, SATA/PCI from PLL4
1100	25MHz 3.3V, SSC off Byte4 bit0 lose control	From PLL3, SATA/PCI from PLL4
1101	Pin17 = 25MHz, PLL2 Pin18 = 1394A, PLL3 Both no SSC	25MHz from PLL2 1394 from PLL3, SATA/PCI from PLL4
1110	Reserved	Reserved
1111	Reserved	Reserved









EMI Solution





PS2 KEYBOARD & MOUSE CONNECTOR





FAN-COUNTROL CIRCUIT




Modify System FAN circuit & Remove PWR_FAN
for spec need 3pin DC Smart FAN 07.3.30 by Robile

Maximum current of 1.8 V is less than 270mA, Maximum current of 1.0 V is less than 139mA.











For proper and safe operation, the power supplies must follow the following rule:

$$VDDO (3.3V) \geq AVDD (1.8) \geq DVDD (1.05V)$$

This means that VDDO must start ramping before AVDD and DVDD, but DVDD may reach its nominal operating range before AVDD and VDDO.



	ALC888	ALC888S
Del	c573	R938
	R441	




[illegible]

The diagram illustrates the PCIE_E2 interface connections. It shows a PCIe slot (PCIE_x1_Slot) connected to a device. The connections include:

- Power Supply:** 12V, 3VSB, and GND connections.
- Control Signals:** SMBCLK, SMBDATA, VCC3, WAKE#, and WAKE_#.
- Data/Control Lines:** B1-B19, PRSNT1_#, A1-A12, CK_1PORT_S1_DP, CK_1PORT_S1_DN, PE_TXP4, PE_TXN4, PE_RXP4, and PE_RXN4.

PCI SLOT 2 (PCI VER: 2.2 COMPLY)



VCC3 7.6A
VCC5 5A
+12V 0.5A
-12V 0.5A

IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

AD[31..0] << AD31_0
C_BE[3..0] << C_BE#3_0



PCI SLOT 1 (PCI VER: 2.2 COMPLY)




IDSEL = AD17
MASTER = PREQ#1
PIRQ#B


IDSEL = AD19
MASTER = PREQ#3
PIRQ#C

PCI PULL-UP / DOWN RESISTORS





PCI SLOT DECOUPLING CAPACITORS







Digital Core (DV18)	40.0	mA
Digital IO (DV33)	5.0	mA
PCIE PHY Power (APV18+APVDD)	58.0	mA
Digital 3.3V Power (TAV33)	45.5	mA





Front 1394 pin header








For Internal 1394 pinheader



Rear 1394 port






if the length of JMB-363 to IDE connector more than 4inch, that must stuff damping resistor.

Rear USB Connector


USB POWER FOR PORT 2,3

NEAR CONNECTOR




USB POWER FOR PORT 10,11

NEAR CONNECTOR




USB POWER FOR PORT 6,7


NEAR CONNECTOR




REAR USB PORT 2,3



REAR USB PORT 10,11



REAR USB PORT 6,7




S0/S1 S3 S4/S5

USB	500mA	500mA	500mA
PS2	300mA	300mA	300mA

Common mode current
(Noise)

Differential mode current
(Signal)



Same direction

Magnetic flux added

Producing impedance to noise

Opposite direction


Magnetic flux canceled

No impedance produced to signal




Front USB Connector

USB POWER FOR PORT 0,1

NEAR CONNECTOR




FRONT USB PORT 0,1





USB POWER FOR PORT 8,9

NEAR CONNECTOR




FRONT USB PORT 8,9








USB POWER FOR PORT 4,5

NEAR CONNECTOR






FRONT USB PORT 4,5







Symbol	Parameter	Min	Nom	Max	Units
VCC3V	3.3V Power Supply	3.0	3.3	3.6	V
I _{CC}	Max Current			100	mA

 MSI <i>Link to the Future</i>				MICRO-START INT'L CO.,LTD.			
File							
HDMI							
Size C	Document Number MS-7524M1						Rev 0A
Date:	Wednesday, April 02, 2008			Sheet	30	of	42




5VDIMM FOR DDR 9A




S5#	S3#	MODE	5VDUAL	Remarks
1	1	X	5VCC	S0/S1/S2 (Active)
1	0	X	5VSB	S3
0	X	1	5VSB	S4/S5
0	X	0	Shutdown	S4/S5


3VDUAL




PWROK DELAY 100ms





SB 1.5V 3.543A




1.2V 6A




1.2V Reference Power




$$I_{ripple} = 24.127 \times 0.8 \times \sqrt{(1.8/5)} \times \sqrt{(1-1.8/5)} / 1 = 9.264768A$$

$$2.35 \times 3 \times 1.7 = 11.985A > 9.264768A$$


V_1P125_CORE 26.5A





To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .





de- VCC_DDR high frequency noise.


ATX POWER CONNECTOR




LED (for Fintek 71882)



FRONT PANNEL



Cap. for EMI & Power




Optical Fiducial Marks-120



Optical Fiducial Marks-100



Mounting Holes



Simulation

